Abstract. This paper is the second part of a series of papers dealing with realization theory of switched systems. The current Part II addresses realization theory of bilinear switched systems. In Part I [5] we presented realization theory of linear switched systems. More precisely, in Part II we present necessary and sufficient conditions for a family of input-output maps to be realizable by a bilinear switched system, together with a characterization of minimal realizations. Similarly to Part I, the paper deals with two types of switched systems. The first one is when all switching sequences are allowed. The second one is when only a subset of switching sequences is admissible, but within this restricted set the switching times are arbitrary. The paper uses the theory of formal power series to derive the results on realization theory.
Introduction
The current paper is the second part of a series of papers addressing realization theory for linear and bilinear switched systems. Realization theory is one of central topics of systems theory. In addition to its theoretical relevance, realization theory has the potential of being applied for developing control, model reduction, and identification methods, as development of linear systems theory has demonstrated. Switched systems are a subclass of the so-called hybrid systems and they have been studied extensively, see [3] .
In Part I [5] we presented realization theory for linear switched systems. In Part II we will present realization theory for bilinear switched systems. In both cases, we use an extension of the theory of rational formal power series. We refer to the introduction of Part I [5] for a more detailed introduction of the realization problem for switched system and the role of the theory of rational formal power series.
Contribution As it was indicated in Part I, we present the following results on realization theory of bilinear switched systems.
• A bilinear switched system is a minimal realization of a set of input-output maps if and only if it is observable and semi-reachable from the set of states which induce the input-output maps. Minimal bilinear switched systems which realize a given set of input-output maps are unique up to similarity.
Each bilinear switched system Σ realizing a family of input-output maps Φ can be transformed to a minimal realization of Φ.
• A set of input/output maps is realizable by a bilinear switched system if and only if it has a generalized Fliess-series expansion and the rank of its Hankel-matrix is finite. There is a procedure to construct a realization from the columns of the Hankel-matrix, and this procedure yields a minimal realization.
• Consider a set of input-output maps Φ defined on some subset of switching sequences. Assume that the switching sequences of this subset have arbitrary switching times and that their discrete mode parts form a regular language L. Then Φ has a realization by a bilinear switched system if and only if the Φ has a has a generalized Fliess-series expansion and its Hankel-matrix is of finite rank. There exists a procedure to construct an observable and semi-reachable realization from the columns of the Hankel-matrix. But this realization is not necessarily a realization with the smallest possible state-space dimension. We will not discuss the algorithmic aspects of realization theory or partial realization theory in this paper. The main tool for deriving the results above is the theory of rational families of formal power series, explained in Part I [5] . The results of this paper were announced in [4] , but [4] contains no detailed proofs.
Notation of the paper Throughout the paper we will tacitly use the notation introduced in Part I, [5] . In particular, we refer the reader to Part I for the definition of switched systems and formal power series
Outline of the paper In Section 2 we present the main results on bilinear switched systems. Section 3 presents the proof of the results on realization theory of bilinear switched systems. Finally, in Appendix A we present the proofs of certain technical results for bilinear switched systems.
Main Results On Realization Theory For Bilinear Switched Systems
The outline of the section is as follows. Subsection 2.1 recalls the basic results from realization theory of bilinear systems. These results will be used later on for realization theory of bilinear switched systems. In Subsection 2.2 we present the definition and some basic properties observability and reachability properties of bilinear switched systems. Subsection 2.3 presents the main results on minimality of bilinear switched systems, both for arbitrary and constrained switching. Subsection 2.4 states the necessary and sufficient conditions for existence of a realization by a bilinear switched system.
Review of Realization Theory of Bilinear Systems
Below we recall from [1, 2] some basic results on realization theory of bilinear systems. A bilinear control system is a continuous-time control system determined by the following equationṡ x(t) = Ax(t) + m j=1 (B j x(t))u j (t), x(0) = x 0 and y(t) = Cx(t)
Here the state-space is the space X = R n , n > 0, the input space is U = R m , and the output space is Y = R p . x(t) ∈ X is the state at time t ∈ T , y(t) ∈ Y is the output at time t ∈ T . The input u(t) ∈ U at time t ∈ T is assumed to be of the form u(t) = (u 1 (t), u 2 (t), . . . , u m (t)) T , i.e. u i (t) is just the ith coordinate of the vector u(t). In addition, it is assumed that the input function u : T t → u(t) ∈ U is piecewise-continuous, i.e. u ∈ P C(T, U). Furthermore, A, B j ,j = 1, . . . , m and C are matrices A ∈ R n×n , B j ∈ R n×n , and C ∈ R p×n . Let x(0) = x 0 ∈ X be the initial state of the system (1). Denote by x(x 0 , u, t) the state at time t if the system (1) was started at time 0 with the input map u ∈ P C(T, U). Denote the corresponding output by y(x 0 , u, t), i.e. y(x 0 , u, t) = Cx(x 0 , u, t). We say that a map f : P C(T, U) × T → Y is realized by the bilinear system (1), if f (u, t) = y(x 0 , u, t) for any u ∈ P C(T, U) and t ∈ T . The bilinear system (1) is called a minimal realization of f , if its state-space dimension is the smallest possible among all the bilinear systems which realize f .
Below we recall from [1, 2] the representation of state and output trajectories of bilinear systems as infinite series of iterated integrals. 
The bilinear system (1) is span-reachable, if the linear span of all the states which are reachable from the initial state x 0 yields the whole state-space. A bilinear system is observable if there are no indistinguishable states, i.e. there exist no states x 1 = x 2 such that y(x 1 , u, t) = y(x 2 , u, t) for all u ∈ P C(T, U), t ∈ T . A bilinear system of the form (1) is span-reachable if and only if
A bilinear system (1) is observable (has no pair of indistinguishable states) if and only if
Both span-reachability and observability of bilinear systems can be checked numerically, [1, 2] . Minimality of bilinear systems can fully be characterized as follows; a bilinear system is minimal if and only if it is spanreachable and observable. Moreover, minimal bilinear realizations of the same input-output map are isomorphic.
As the next step, we recall the necessary and sufficient conditions for existence of a realization by a bilinear system. To this end, let us recall the notation of classical Fliess-series expansion from [1, 2] u from (2). We denote by Z * m the set of all finite sequences of elements of Z m . We call a map c : Z * m → Y convergent generating series if there exists reals K, M > 0 such that for all s ∈ Z * m , ||c(s)|| 2 ≤ KM |s| .
1 It can be shown that the series
, where u ∈ P C(T, U) is absolutely convergent and it uniquely defines a map
We say that an input-output map f : P C(T, U) × T → R p admits a Fliess-series expansion, if there exists a generating convergent series c f : Z * m → Y such that f = F c f . We refer to the series c f as the generating series of f . It can be shown f is realized by a bilinear systems (1) if and only if f has a Fliess-series expansion and the generating series c f of f is of the form and rows of which are indexed by sequences v ∈ Z * m . The p × 1 block entry of H f lying on the intersection of the row indexed by v and the column indexed by w equals c(wv). It turns out that the generating series c has a representation of the form (6) if and only if the column rank of H f is finite. That is, f has a realization by a bilinear system if and only if f has a Fliess-series expansion and the column rank of its Hankel-matrix H f is finite. Realization theory of bilinear systems can be developed by using the theory of rational formal power series, see [1, 2, 7] .
Definition and Basic Properties of Bilinear Switched Systems
Below we present the definition and elementary properties of bilinear switched systems.
Definition 1 (Bilinear switched systems). A bilinear switched system Σ is a switched system of the form [5, eq. (1)] such that for each discrete mode q ∈ Q and input u = (u 1 , . . . , u m )
T ∈ U,
where C q , A q , B q,j , j = 1, . . . , m are matrices of the form A q ∈ R n×n , B q,j ∈ R n×n , j = 1, . . . , m and C q ∈ R p×n . We denote the bilinear switched system above by Σ = (X, U, Y, Q, {(A q , {B q,j } j=1,2,...,m , C q ) | q ∈ Q}). Recall that X = R n , n > 0 is the state-space, Q is the finite set of discrete modes, U = R m , m > 0 is the set of continuous inputs and Y = R p , p > 0 is the set of continuous outputs of Σ.
Notation 3. In the rest of the paper we use the symbols U = R m , Y = R p and Q to denote the continuousvalued inputs, outputs and the set of discrete modes respectively.
That is, a bilinear switched system is a switched system, continuous subsystems of which are bilinear control systems. Since we agreed to view bilinear switched systems as switched systems of the form [5, eq. (1)], the same definition of the semantics (evolution of the state and output) apply as the one defined in [5, Section 2] for switched systems. In particular, we view the switching signal as part of the input rather than part of the state. Furthermore, the definition of semi-reachability, observability, input-output map, and realization presented in [5, Section 2] apply as well. Next, we define the concept of minimality for bilinear switched system. To this end, recall from [5, Section 2] that the dimension of a bilinear switched system equals the dimension of its state-space. Let Φ be a family of input-output maps. A bilinear switched system realization is a switched system realization (Σ, µ) such that Σ is a bilinear switched system. Definition 2 (Minimality). A bilinear switched system realization (Σ, µ) is a minimal realization of Φ, if (Σ, µ) is a realization of Φ and for any bilinear switched system realization (Σ,μ) of Φ, dim Σ ≤ dimΣ. A bilinear switched system Σ is a minimal realization of Φ, if (Σ, µ) is a minimal realization of Φ for some µ.
In simple words, a bilinear switched system is a minimal realization of Φ if it has the smallest dimensional state-space among all the bilinear switched systems which are realizations of Φ. A bilinear switched system can be a minimal realization for Φ and can fail to be a minimal realization for another family of input-output maps. As the next step, we will introduce the notion of bilinear switched system morphism.
Definition 3 (Bilinear switched systems morphisms
be two bilinear switched systems. Let Φ be a family of input-output maps (possibly with constrained switching) and consider maps
, if it commutes with the matrices of Σ 1 and Σ 2 and with the maps µ 1 and µ 2 , i.e.
T is said to be injective, surjective, an isomorphism, if it is injective, surjective, resp. an isomorphism if viewed as a linear map T : X 1 → X 2 . If there exists an isomorphism T : (Σ 1 , µ 1 ) → (Σ 2 , µ 2 ), then (Σ 1 , µ 1 ) and (Σ 2 , µ 2 ) are said to be isomorphic.
Next, we present the representation of state and output trajectories of a bilinear switched system in terms of infinite sum of iterated integrals. To this end, we need additional notation.
Notation 4 (Product of iterated integrals). For each words w 1 , w 2 , . . . , w k ∈ Z * m , k > 0, time instances (t 1 , t 2 , · · · , t k ) ∈ T k , and for input u ∈ P C(T, U) define V w1,w2,...,
where Shift i (u)(s) = u(s + i j=1 t j ) for all s ∈ T and i = 1, . . . , k − 1.
is supposed to capture the evolution of the system at some discrete mode q 1 , the iterated integral V w2 [Shift 1 (u)](t 2 ) is supposed to capture the evolution of the system at the subsequent discrete mode q 2 and so on. The times t 1 , . . . , t k reflect the time spent in discrete modes q 1 , q 2 , . . . , q k .
Notation 5 (Products of system matrices). Let I n be the n × n identity matrix. For each q ∈ Q and for any sequence w ∈ Z * m , define the matrix B q,w as follows. If w = , then B q,w = B q, = I n , and if w = j 1 j 2 · · · j k , for some k > 0, and j 1 , . . . , j k ∈ Z m , then
The precise form of iterated integral representation of the state and output trajectories is as follows.
Theorem 1 (State and output trajectories). For each state x 0 ∈ X , input u ∈ P C(T, U) and switching sequence
The proof of the theorem can be found in Appendix A.2. We conclude the section with a numerical example.
Example 1. Let Σ be a bilinear switched system of the form (7) where Q = {σ 1 , σ 2 }, the state-space is X = R 3 , U = R 2 , Y = R and the system matrices are as follows. 
and c x0,i (s) ∈ R are as follows. For any (q, j) ∈ Q × Z m denote by # (q,j) s the sum of number of occurrences of j in w i for all i = 1, . . . , k such that q i = q.
In the sequel, we will come back to (Σ, µ).
2.3.
Minimality, Observability and Semi-Reachability 2.3.1. Conditions for observability and semi-reachability
Semi-reachability and observability of bilinear switched systems can be characterized as follows.
Theorem 2 (Semi-reachability and observability). Let Σ be a bilinear switched system of the form (7) and let X 0 ⊆ X a subset of initial states.
} be the linear space spanned by the states reachable from X 0 . Then,
The system Σ is semi-reachable from X 0 if and
Any two states x 1 , x 2 ∈ X of Σ are indistinguishable if and only if x 1 − x 2 ∈ O Σ . The system Σ is observable if and only if O Σ = {0}.
The proof of Theorem 2 is presented in Appendix A. Informally, Theorem 2 states that (i) the linear space spanned by the states reachable from X 0 equals the vector space spanned by all the matrix products of the form B q k ,w k B q k−1 ,w k−1 · · · B q1,w1 x 0 , x 0 ∈ X 0 , and (ii) two states x 1 and x 2 are indistinguishable, if x 1 − x 2 belong to the intersection of the kernels of all the matrices
. By means of a counterexample, it is easy to see that observability or semi-reachability of a bilinear switched system does not imply observability or span-reachability of any of its bilinear subsystems.
Remark 1 (Algorithms). Semi-reachability and observability presented above can be checked numerically. There is also a numerical algorithm for transforming any bilinear switched system realization to a semi-reachable and observable one. See [6] for further details.
Minimality for arbitrary switching
Consider a family of input-output maps Φ with arbitrary switching.
Theorem 3 (Minimality: arbitrary switching). Assume that (Σ min , µ min ) is a bilinear switched system realization of Φ. Then the following are equivalent.
(i) (Σ min , µ min ) is a minimal bilinear switched system realization of Φ, (ii) (Σ min , µ min ) is semi-reachable and it is observable, (iii) The dimension of Σ min equals the rank of the Hankel-matrix H Φ of Φ, i.e. dim Σ min = rank H Φ . Here, the Hankel-matrix of Φ and its rank will be defined in Definition 8 later on. (iv) For any semi-reachable bilinear switched system realization (Σ, µ) of Φ, there exist a surjective bilinear switched system morphism T : (Σ, µ) → (Σ min , µ min ). All minimal bilinear switched system realizations of Φ are isomorphic.
The proof of Theorem 3 will be presented in Section 3.1. Note that minimality of a bilinear switched system does not imply minimality of any of its bilinear subsystems.
Remark 2 (Minimization algorithms). From Remark 1, it follows that minimality can be checked by a numerical algorithm. In addition, any bilinear switched system can be transformed to a minimal one realizing the same input-output maps, see Section 3.1. Moreover, this transformation can be made effective, see [6] .
Example 2.
Recall from Example 1 the definition of the realization (Σ, µ) and the set of input-output maps Φ = {f 1 , f 2 }. Below we will present the result (Σ m , µ m ) of the minimization procedure applied to (Σ, µ).
. The set of discrete modes Q = {q 1 , q 2 } of Σ m is the same as in Σ, the state-space of Σ m is X m = R 2 and the matrices of Σ m are of the following form.
Minimality for constrained switching
Let L ⊆ Q + be a set of admissible sequences of discrete modes, and let 
The set comp(L) contains those sequences of discrete modes, for which no information on the behavior of the switched system can be obtained by observing the behavior of the system for admissible switching sequences. If we apply [5, Definition 11] to comp(L) instead of L, we obtain the set T (comp(L)) of all the switching sequences for which the sequence of discrete modes belong to
Theorem 4 (Minimality: constrained switching). Assume that L is a regular language. If Φ has a realization by a bilinear switched system, then there exists a bilinear switched system realization (Σ m , µ m ) of Φ, such that (Σ m , µ m ) is observable and semi-reachable and
In addition, there exists a constant M > 0 such that for any bilinear switched system realization
The constant M depends only on the set L.
The proof of Theorem 4 will be presented in Section 3.2. A bilinear switched system realization (Σ, µ) of Φ is called quasi-minimal, if (Σ, µ) is semi-reachable and observable and it satisfies (16) and (17).
Remark 3 (Algorithms). Any bilinear switched system realization of Φ can be converted to a quasi-minimal realization of Φ This transformation will be elaborated on in Subsection 3.2, and it can be formulated as a numerical algorithm, see [6] .
Remark 4 (Quasi-minimality is not sufficient for minimality). It is possible to show by means of a counterexample that quasi-minimality is not sufficient for minimality. In Example 3 a set L, and family of input-output maps Φ ⊆ F (P C(T, U) × T L, Y) is presented, such that (Σ m , µ m ) and (Σ c , µ c ) are both bilinear switched systems realizing Φ, but dim Σ m = 2 and dim Σ c = 4. Moreover, Σ c is quasi-minimal.
Example 3.
Recall from Example 1 the definition of system (Σ, µ) and family of input-output maps Φ = 
Existence of a Realization
Below we present sufficient and necessary conditions for existence of a bilinear switched system realization. First, we present the notion of a generalized Fliess-series expansion, existence of which is a necessary condition for realizability by a bilinear switched system. We then formulate conditions for existence of a bilinear switched system realization, first for the case of arbitrary switching, and then for the case of constrained switching.
Generalized Fliess Series Expansion
Below we define the notion of a generalized Fliess-series expansion for a family of input-output maps. In the remainder of this section, L ⊆ Q + is the set of admissible sequences of discrete modes and
is a set of input-output maps with the switching constraint L. Roughly speaking, existence of a generalized Fliess-series expansion for Φ means that every element of Φ is generated by a so called generalized convergent generating series (abbreviated GCGS). For the formal definition, we need the following. * the set of all finite words over Γ, denotes the empty sequence over Γ, and if w, v ∈ Γ * , vw denotes the concatenation of v and w. In addition, Γ + denotes the set of all non-empty words over Γ. Define the set
That is, the set JL consists of all sequences of pairs of discrete modes and sequences over Z m such that the sequence of discrete modes belongs to L. Next, we define a relation R * on the words over Γ, such that the following holds; if two words are related by R * and c is a CGCS and it is defined for both of them, then c should take the same value on both the words. This is needed to ensure that the input-output map F c generated by c behaves like an input-output map of a switched system; it should give the same response for the pair of switching sequences w(q, 0)v and wv, w(q, t)(q,t)v and w(q, t +t)v. The formal definition of R * goes as follows.
Definition 4. Let R ⊆ Γ * × Γ * be the relation such that for all words l, v ∈ Γ * , (l, v) ∈ R if and only if there exist h, s ∈ Γ * such that either
(1) l = h(q, w 1 )(q, w 2 )s and v = h(q, w 1 w 2 )s for some w 1 , w 2 ∈ Z * m and q ∈ Q, or (2) l = h(q 1 , )(q 2 , w)s and v = h(q 2 , w)s for some w ∈ Z * m , and q 1 , q 2 ∈ Q.
Let R * ⊆ Γ * × Γ * be the symmetric, reflexive and transitive closure of R; i.e. (l, v) ∈ R * if and only if either
The intuition behind the definition of R is the following. Property (2) reflects the scenario when we stay in a discrete mode for zero time. Property (1) reflects the scenario when we jump to the same discrete mode. Recall that U = R m is the space of continuous inputs, Y = R p is the space of continuous outputs. 
Here ||.|| 2 denotes the Eucledian norm on R p .
Notice that c in the above definition is required to yield the same value for any two sequences related by R * . Moreover, the values of c are required to be bounded according to (19) . The latter condition is needed in order to ensure the existence of the input-output map F c generated by c. The notion of GCGS is an extension of the classical notion of convergent generating series; if L = Q + and |Q| = 1, then a GCGS can be viewed as a convergent generating series from [1, 8] . Next, we define the input-output map generated by a GCGS.
Definition 6. Let c : JL → Y be a GCGS. Define the input-output map F c : P C(T, U) × T L → Y generated by c as the follows. For each u ∈ P C(T, U) and switching sequence s = (
Similarly to the classical case it can be shown that the series F c (u, s) is absolutely convergent and hence any convergent generating series c defines an input-output map. The formal statement will be presented in Lemma 15, Subsection A.1. Notice that the function F c is similar to the input-output function induced by a classical generating convergent series. In fact, similarly to the classical case, one can show that F c determines c uniquely, i.e. if F c = F d for two GCGS c and d, then c = d, see Lemma 16, Subsection A.1. Now we are ready to define the notion of a generalized Fliess-series expansion.
Definition 7 (Generalized Fliess-series expansion). The family Φ is said to admit a generalized Fliess-series expansion if for each f ∈ Φ there exist a GCGS c f :
From Lemma 16, Appendix A.1 it follows that Φ admits at most one generalized Fliess-series expansion. Next, we describe the Fliess-series expansion of Φ if Φ is realizable by a bilinear switched system.
Theorem 5 (Realizability).
Assume that Σ is a bilinear switched system of the form (7) and let µ : Φ → X . Then (Σ, µ) is realization of Φ if and only if Φ has a generalized Fliess-series expansion such that for each f ∈ Φ the corresponding GCGS c f which generates f , i.e. f = F c f , is of the following form. 
Existence of a realization: arbitrary switching
In this section we will present the main results on existence of a bilinear switched system realization for the case of arbitrary switching. For the rest of this section let Φ ⊆ F (P C(T, U) × (Q × T ) + , Y) be a set of inputoutput maps defined for arbitrary switching, and assume that Φ admits a generalized Fliess-series expansion. First, we define the concept of the Hankel-matrix of Φ.To this end, we need additional notation and terminology. For each map f from Φ denote by c f the GCGS which generates f . Since
Notation 7. Let Γ = Q × Z m be set of all pairs of discrete states and indices from Z m .
Notice that Γ ⊆ Γ, but in contrast to Γ, Γ is finite. For each map f ∈ Φ, discrete mode q ∈ Q, and sequence w ∈ Γ * define the vector S f,q (w) ∈ R p as follows.
Notice that w(q, ) can naturally be interpreted as a sequence from Γ * , and hence the right-hand side of (22) is well-defined. The Hankel-matrix is constructed from the vectors S f,q (w) as follows.
Definition 8 (Hankel matrix).
Assume that the cardinality of Q is N , and consider the following enumeration of Q,
The rows of the Hankel-matrix H Φ of Φ are indexed by all the pairs (v, i) where i ∈ I = {1, 2, . . . , N p}, and v ∈ Γ * . The columns of H Φ are indexed by all the pairs (w, f ) where f ∈ Φ and w ∈ Γ * . That is,
. For each input-output map f ∈ Φ, words w, v ∈ Γ * , and for each i ∈ {1, 2, . . . , N p} of the form i = pK + r for some K = 0, 1, . . . , N − 1 and r = 1, . . . , p, the entry (H Φ ) (v,i),(w,f ) of H Φ indexed by the row index (v, i) and column index (w, f ) is of the form
where (S f,σ K+1 (w)) r denotes the rth entry of the vector S f,σ K+1 (w) ∈ R p . Following the convention of [5, §2.1], the rank of H Φ , denoted by rank H Φ , is the dimension of the linear space spanned by the columns of H Φ .
I.e., the block ((H
of H Φ formed by the entries indexed with the column index (w, f ) and row indices (v, i), i = 1, 2 . . . , pN equals
Theorem 6 (Existence of a realization: arbitrary switching). The family Φ has a realization by a bilinear switched system, if and only if Φ has a generalized Fliess-series expansion and rank H Φ < +∞, i.e. the rank of the Hankel-matrix is finite.
The proof of Theorem 6 can be found in Section 3.1.
Existence of a realization: constrained switching
In this section we will present the main result on existence of a realization by a bilinear switched system for the case of constrained switching. In the rest of the section, let L ⊆ Q + be a subset of admissible sequences of discrete modes and let Φ ⊆ F (P C(T, U) × T L, Y) be a family of input-output maps with the switching constraint L. We assume that Φ admits a generalized Fliess-series expansion. Similarly to the case of arbitrary switching, we will use the GCGS c f , f ∈ Φ for defining the Hankel-matrix H Φ of Φ. The only problem is that c f (s) is not defined on the whole Γ + . We solve this problem by assuming that the value of c f is zero for those sequences for which we cannot deduce any information. Then we repeat the definition of the Hankel-matrix presented for the case of arbitrary switching. The details are as follows.
Recall the definition of the relation R * ⊆ Γ * × Γ * from Definition 4 and recall from (18) the definition of the set JL. Define the set JL ⊆ Γ * as the set of all those words s ∈ Γ * such that for some w ∈ JL, (w, s) ∈ R * , i.e.
The set JL contains all those sequences in Γ * for which we can derive some information based on the values of a GCGS on JL. Recall the definition of S f,q from (22). Below we present a counterpart of S f,q , denoted by T f,q , for the case of constrained switching. For each discrete mode q ∈ Q, input-output map f ∈ Φ and for each sequence s ∈ Γ * , where as in Notation 7,
The well-definedness of T f,q (s) will be shown in Subsection 3.2. The intuition behind the definition of T f,q (s) is the following. We store in T f,q (s) the values of all those c f (w) which show up in the generalized Fliess-series expansion of f (u, v), for some switching sequence v ∈ T L such that v ends with discrete mode q. For all the other sequences, we set
The definition of the Hankel-matrix H Φ is the same as for the case or arbitrary switching if we replace S f,q with T f,q .
Definition 9 (Hankel-matrix). Fix the enumeration of Q as in (23) Theorem 7 (Existence of a realization: constrained switching). If Φ has a generalized Fliess-series expansion and the rank of the Hankel-matrix of Φ is finite, i.e. rank H Φ < +∞, then Φ has a realization by a bilinear switched system. If L is regular, then the above condition is also sufficient, i.e. if L is regular, Φ has a generalized Fliess-series expansion and rank H Φ < +∞, then Φ has a bilinear switched system realization.
The proof of Theorem 7 will be presented in Section 3.2.
Remark 5 (Construction of a realization from the Hankel-matrix). The proofs of Theorem 7 and Theorem 6 also yield a procedure for constructing a bilinear switched system realization of Φ from the columns of the Hankel-matrix H Φ both for the case of arbitrary and constrained switching. For the details see Section 3. In the sequel, unless stated otherwise, Φ ⊆ F (P C(T, U) × (Q × T ) + , Y) denotes a family of input-output maps with arbitrary switching and it is assumed that Φ admits generalized Fliess-series expansion. The proof is based on the relationship between bilinear switched system realizations of Φ and rational representations of the family of formal power series Ψ Φ to be defined below. More precisely, the family Ψ Φ will be such that Φ is realizable by a bilinear switched system if and only if Ψ Φ is rational. Recall from Subsection 2.4, (22) the definition of the the vector S f,q (w) defined for all discrete modes q ∈ Q, maps f from Φ and words w ∈ Γ * .
Proof of the main results
It is easy to see that the map S f,q : Γ * w → S f,q (w) ∈ R p can be viewed as a formal power series, i.e. S f,q ∈ R p Γ * . Recall the enumeration Q = {σ 1 , . . . , σ N } of Q already defined in (23). Define the formal power series S f ∈ R N p Γ * such that for all w ∈ Γ * ,
That is, S f is obtained by "stacking up" vertically the values of S f,q for all q ∈ Q. Define the family of formal power series Ψ Φ associated with Φ as follows
Note that Ψ Φ is indexed by the input-output maps from Φ.
Remark 6 (Equivalence of Hankel-matrices). It is easy to see that the Hankel-matrix H ΨΦ of the family of formal power series Ψ Φ is identical to the Hankel-matrix H Φ of Φ as defined in Definition 8, Subsection 2.4, and their ranks are identical too.
We will associate a rational representation R Σ,µ with any bilinear switched realization (Σ, µ) in such a way that R Σ,µ is a representation of Ψ Φ if and only if (Σ, µ) is a realization of Φ. Conversely, we want to construct a bilinear switched system realization (Σ R , µ R ) from any rational representation R, such that R is a representation of Ψ Φ if and only if (Σ R , µ R ) is a realization of Φ.
Below we will present the precise constructions for both cases. These constructions will also be used for the case of constrained switching. For this reason, in the constructions below we will allow Φ to be a family of input-output maps with a switching constraint
Construction 1 (Representation asscociated with a bilinear switched system realization). Let Φ ⊆ F (P C(T, U)× T L, Y)
with L ⊆ Q + , and let Σ be a bilinear switched system of the form (7) and assume that µ : Φ → X . Define the representation R Σ,µ associated with the realization (Σ, µ) of Φ as the representation
The state-space X = R n coincides with that of Σ. For each discrete mode q ∈ Q and index j = 1, . . . , m, let B (q,j) = B q,j , and let B (q,0) = A q . Let σ 1 , σ 2 , . . . , σ N be the discrete modes in the enumeration of Q from (23). Then C is obtained by vertically "stacking up" the matrices C σ1 , C σ2 , . . . , C σ N in this order, that is,
Finally, the family of initial states I = {I f ∈ X | f ∈ Φ} is defined by I f = µ(f ) ∈ X for all f ∈ Φ.
The intuition behind the definition of R Σ,µ is the following. If L = Q + , then we want R Σ,µ to be a representation of Ψ Φ , if (Σ, µ) is a realization of Φ. We know that the rows of S f are S f,σ1 , S f,σ2 , . . . , S f,σ N . Later we show that if Φ is realized by (Σ, µ) for each i = 1, 2, . . . , p, then the values of S f,σi can be expressed as products of the system matrices B q,j of Σ multiplied from the right by µ(f ) and from the left by C σi . By interpreting the "stacking up" of the matrices C σi as the readout matrix, interpreting the matrices B q,j as transition matrices, and interpreting the state µ(f ) as initial state, we get a rational representation of Ψ Φ .
We would like to carry out the converse step, that is, we would like to build a bilinear switched system representation (Σ R , µ R ) from a representation R.
Construction 2 (Bilinear switched system realization asscociated with a rational representation). Denote by L is the set of admissible sequences of discrete modes, i.e. L ⊆ Q + . and let Φ ⊆ F (P C(T, U) × T L, Y) be a family of input-output maps with the switching constraint L. Let R = (X , {M (q,j) } (q,j)∈Γ , I, C) be a rational representation such that the family of initial states I = {I f ∈ X | f ∈ Φ} is indexed by the elements of Φ and and the range of the readout map C lies in R pN , i.e. R is an pN -Φ representation. If X is not R n , then replace the rational representation R by its isomorphic copy T R described in [5, Remark 12] , such that the state-space of T R is R n , n = dim X . In the rest of the construction we assume that that the state-space of R is X = R n . Hence the state-transition maps M (q,j) , q ∈ Q, j = 1, . . . , m can be viewed as n × n matrices, and the readout map C can be viewed as a pN × n matrix. Define the bilinear switched system realization (Σ R , µ R ) associated with R as follows. Let Σ R be of the form (7). The state space of Σ R coincides with that of the representation R. The system matrices of Σ R are derived from those of R as follows. For each discrete mode q ∈ Q, A q = M (q,0) and B q,j = M (q,j) , j = 1, . . . , m. The matrices C q , q ∈ Q are defined as follows. Consider the enumeration Q = {σ 1 , σ 2 , . . . , σ N } from (23). For any q = σ i , i = 1, 2, . . . , N , r = 1, . . . , p, the rth row of the matrix C q equals the (i − 1)p + rth row of C, i.e.
Finally, define the map µ R : Φ → X as follows; µ R (f ) = I f ∈ X for all f ∈ Φ.
Intuitively, the matrices of (Σ R , µ R ) are defined in such a way that if R is a representation of Ψ Φ then (21) of Theorem 5 holds for (Σ R , µ R ), i.e. (Σ R , µ R ) is a realization of Φ. It is easy to see that Construction 1 and Construction 2 commute in the following sense. Lemma 1. R Σ R ,µ R is isomorphic to R and (Σ RΣ,µ , µ RΣ,µ ) = (Σ, µ). If the state-space of R is of the form R n , then R Σ R ,µ R = R.
Theorem 8 (Correspondence between rationality and realizability).
Assume that Φ is a family of input-output maps defined for arbitrary switching, and assume that Φ admits a generalized Fliess-series expansion. (Σ, µ) is a realization of Φ if and only if R Σ,µ is a representation of Ψ Φ . Conversely, R is a representation of Ψ Φ if and only if (Σ R , µ R ) is a realization of Φ.
Notice that if R is a representation if Ψ Φ , then a suitable isomorphic copy of R satisfies the condition of Construction 2, and hence (Σ R , µ R ) is defined. We present the proof of Theorem 8 at the end of this section.
Proof of Theorem 6. By Theorem 5 if (Σ, µ) is a bilinear switched system realization of Φ, then Φ has a generalized Fliess-series expansion, and from Theorem 8 we get that then Ψ Φ is rational. Conversely, if Φ has a generalized Fliess-series expansion and Ψ Φ is rational, then by choosing an appropriate representation R of Ψ Φ , from Theorem 8 it follows that (Σ R , µ R ) is a realization of Φ. By [5, Theorem 8] and Remark 6, Ψ Φ is rational if and only if rank H ΨΦ = rank H Φ < +∞.
We devote the rest of the section to proving Theorem 8. To this end, we need a number of technical results. Define the map φ : Γ → Γ * by φ((q, w)) = (q, j 1 )(q, j 2 ) · · · (q, j k ) where w = j 1 j 2 · · · j k ∈ Z * m , j 1 , j 2 , . . . , j k ∈ Z m , k > 0, and φ((q, )) = . The map φ can be extended to a monoid morphism 2 φ : Γ * → Γ * given by
for each (q 1 , w 1 ), (q 2 , w 2 ), . . . , (q k , w k ) ∈ Γ, k ≥ 0. If k = 0, then we set φ( ) = . That is, φ simply "unwraps" every element of the form (q, w) into a sequence of pairs (q, j 1 )(q, j 2 ) · · · (q, j k ) where the second component of each pair consists of one single letter. It is also clear that any element of Γ can be thought of as an element of Γ. It is also easy to see that φ(w) = w for any word w from Γ * . Below we state a number of technical lemmas which describe the relationship between φ and the relation R * from Definition 4.
Lemma 3. For any v ∈ Γ * and for any q ∈ Q, (v(q, ), φ(v)(q, )) ∈ R * .
The proof of Lemma 3 and Lemma 2 can be found in Appendix A.3.
Lemma 4. For any input-output map f ∈ Φ, word w ∈ Γ * , and discrete mode q ∈ Q, c f (w(q, )) = S f,q (φ(w)).
Proof of Lemma 4. Lemma 3 implies that for all q ∈ Q, (w(q, ), φ(w)(q, )) ∈ R * . Since c f satisfies Part (1) of Definition 5, it follows that c f (w(q, )) = c f (φ(w)(q, )). But from (22) it follows that S f,q (φ(w)) = c f (φ(w)(q, )), hence we get the statement of the lemma.
Lemma 5. Assume that Φ is a family of input-output maps with the switching constraint L ⊆ Q + , Σ is of the form (7), µ : Φ → X , and R Σ,µ is of the form (28). For each sequence q 1 , . . . , q k ∈ Q, w 1 , . . . , w k ∈ Z * m , k ≥ 0,
Here, on the right-hand side we used [5, Notation 8] for products of state-transition matrices of R Σ,µ .
Proof. For j 1 , . . . , j l ∈ Z m , l > 0,
By repeatedly applying (31), we get the statement of the lemma.
.
Proof of Theorem 8. It is enough prove Part (a)
. Part (b) follows from Part (a) by using tha fact that R Σ R ,µ R is isomorphic to R, established in Lemma 1. First we show that if (Σ, µ) is a realization of Φ, then R Σ,µ is a representation of Ψ Φ . Assume that (Σ, µ) is a realization of Φ and assume that Σ is of the form (7).
Notice that s = φ(s), B q, = I n and use Lemma 4, formula (30), and construction of R Σ,µ . Then,
By stacking up S f,q (s) and taking into account the definition of S f (s) from (26) and the definition the readout matrix C, we get that for any s ∈ Γ and f ∈ Φ, S f (s) = CB s I f , i.e. R Σ,µ is a representation of Ψ Φ . Conversely, assume that R Σ,µ is a representation of Ψ. This is equivalent to saying that for any discrete mode q ∈ Q, word s ∈ Γ * and map f ∈ Φ, S f,q (s) = C q B s I f . Consider the sequence v = (
. By combining the remarks above Lemma 4, (30) and the definition of I f , we get that
By Theorem 5, (33) is equivalent to (Σ, µ) being a realization of Φ.
Minimality: proof of Theorem 3
We reduce minimality of a bilinear switched system realization to minimality of the associated rational representation. To this end, we first relate observability and semi-reachability of a bilinear switched system realization with observability and reachability of the corresponding rational representation.
Lemma 6. Assume that Φ is a family of input-output maps with the switching constraint L ⊆ Q + , Σ is of the form (7), and µ : Φ → X . Then (Σ, µ) is observable if and only if the asscociated representation R Σ,µ is observable. (Σ, µ) is semi-reachable from Im µ if and only if R Σ,µ is reachable. Conversely, if R is a pN − Φ representation, then R is reachable or observable, if and only if (Σ R , µ R ) is semi-reachable respectively observable.
Proof. Since R is isomorphic to R Σ R ,µ R , it is enough to prove the first statement of the lemma. From (30) in the proof of Theorem 8 we get that for any (q 1 , w 1 
Recall from Theorem 2 the definition of O Σ . Since B q, = I n and thus C q = C q B q, , (34) Recall from (13), Theorem 2 the representation of the set W (Imµ). Notice that Imµ = {µ(f ) | f ∈ Φ} = {I f | f ∈ Φ}. Hence, using (30) we get that W (Imµ) = W RΣ,µ . Then the lemma follows from Theorem 2 and the definition of observability and reachability for representations.
Lemma 7.
Assume that Φ is a family of input-output maps with arbitrary switching. Note that dim R = dim Σ R , and dim Σ = dim R Σ,µ . Hence, if R is a minimal representation of Ψ Φ then (Σ R , µ R ) is a minimal realization of Φ. Conversely, if (Σ, µ) is a minimal realization of Φ, then R Σ,µ is a minimal representation of Ψ Φ .
Next, we present the relationship between representation morphisms and bilinear switched system morphisms.
Lemma 8.
Assume that Φ is a family of input-output maps with the switching constraint L ⊆ Q + , (Σ, µ) and (Σ , µ ) are bilinear switched system realizations, and Φ is the domain of µ and µ . Then T : (Σ, µ) → (Σ , µ ) is a bilinear switched system morphism if and only if T : R Σ,µ → R Σ ,µ is a representation morphism.
Proof. Assume that Σ is of the form (7) and Σ = (X , U, Y, Q, {(A q , {B q,j } j=1,2,...,m , C q ) | q ∈ Q}). Assume that R Σ,µ = (X , {B (q,j) } (q,j)∈Γ , I, C) and R Σ ,µ = (X , {B (q,j) } (q,j)∈Γ , I , C ), where I = {I f ∈ X | f ∈ Φ}. Then T is a bilinear switched system morphism if and only if for each discrete mode q ∈ Q
where j = 1, 2 . . . , m and f ∈ Φ. This is equivalent to T B (q,j) = B (q,j) T for each j ∈ Z m , T I f = T µ(f ) = µ (f ) = I f for each input-output map f ∈ Φ and C = C T σ1
T T = C T . The equalities above are equivalent to T being a representation morphism.
Proof of Theorem 3. (Σ min , µ min ) is a minimal realization if and only if that R min = R Σmin,µmin is minimal representation, that is, by [5, Theorem 9] R min is reachable and observable. By Lemma 6 the latter is equivalent to (Σ min , µ min ) being semi-reachable from Im µ and observable. That is, we get that (i) ⇐⇒ (ii). By [5, Theorem 9] a representation R min is minimal if and only if dim Σ min = dim R min = rank H ΦΨ = rank H Φ . Here we used Remark 6 to derive the last equality. That is, we showed that (i) ⇐⇒ (iii). To show that (i) ⇐⇒ (iv), notice that (Σ min , µ min ) is a minimal realization if and only if R Σmin,µmin is a minimal representation. By [5, Theorem 9 ], R min is minimal if and only if for any reachable representation R there exists a surjective representation morphism T : R → R min . It means that (Σ min , µ min ) is minimal if and only if for any reachable representation R of Ψ Φ there exists a surjective representation morphism T : R → R Σmin,µmin . But any reachable representation R gives rise to a semi-reachable realization of Φ and vice versa. That is, we get that (Σ min , µ min ) is minimal if and only if for any realization (Σ , µ ) of Φ such that (Σ , µ ) is semi-reachable from Imµ there exists a surjective representation morphism T : R Σ ,µ → R Σmin,µmin . By Lemma 8 we get that the latter is equivalent to T : (Σ , µ ) → (Σ min , µ min ) being a surjective bilinear switched system morphism. From [5, Theorem 9] it follows that if (Σ , µ ) is a minimal realization of Φ, then there exists a representation isomorphism T : R Σ ,µ → R Σmin,µmin which means that (Σ min , µ min ) gives rise to the bilinear switched system isomorphism T : (Σ , µ ) → (Σ min , µ min ), that is, (Σ , µ ) and (Σ min , µ min ) are isomorphic.
In the procedures below we assume that Φ is a family of input-output maps with arbitrary switching.
Procedure 1 (Construction of a minimal realization from the Hankel-matrix). Using [5, Procedure 5] , construct a minimal representation R of Ψ Φ from the Hankel-matrix H Φ = H ΨΦ . Construct the bilinear switched system realization (Σ R , µ R ) associated with R. By Lemma 7, (Σ R , µ R ) is a minimal realization of Φ.
Procedure 2 (Minimization). Let (Σ, µ) be a bilinear switched system realization of Φ and compute the associated rational representation R Σ,µ of Ψ Φ . Use [5, Procedure 8] , to transform R Σ,µ into a minimal rational representation R of Ψ Φ . Construct the bilinear switched system realization (Σ R , µ R ) associated with R. Then by Lemma 7, (Σ R , µ R ) will be a minimal bilinear switched system realization of Φ.
Proof of the main results: constrained switching

Existence of a realization: proof of Theorem 7
For the rest of the section, let L ⊆ Q + be the set of admissible sequences of discrete modes and let Φ be a family of input-output maps with the switching constraint L. We also assume that Φ admits a generalized Fliess-series expansion. We will follow the same approach as in Subsection 3.1.1 for the case of arbitrary switching. That is, we associate with Φ a family of formal power series Ψ Φ and we will relate realizations of Φ with representations of Ψ Φ . The family Ψ Φ will consist of formal power series indexed by elements Φ. An element T f of Ψ Φ indexed by f ∈ Φ will contain an encoding of the values of the GCGS c f which generates f . For those sequences, for which c f is not defined, the value of T f will be zero.
Below we formalize the approach outlined above. To this end, recall from (25), Subsection 2.4 the definition of the vectors T f,q (s) for f of Φ, q ∈ Q and s ∈ Γ * . Define that formal power series T f,q as T f,q : Γ * s → T f,q (s) ∈ R p . Below we will formally prove that T f,q (s) is indeed well-defined for any word s ∈ Γ * .
Lemma 9. For any s ∈ Γ * the value of T f,q (s) as defined in (2.4) is uniquely defined. Hence, the function T f,q is a well-defined formal power series.
The proof of Lemma 9 is based on the possibility of extending any GCGS c defined on JL to a GCGS defined on JL (see (24) for the definition of JL). The existence of such an extension not only provides a proof of Lemma 9, but it is also useful for simplifying notation in the subsequent proofs. The definition goes as follows.
Definition 10. Consider a GCGS c : JL → Y and the set JL from (24). Define the GCGS c : JL → Y as follows; for any s ∈ JL choose a word w ∈ JL such that (s, w) ∈ R * and let c(s) = c(w).
Lemma 10. This extension c is well-defined. In addition, c and c coincide on JL.
The proof of Lemma 10 can be found in Appendix A. Now we are ready to present the proof of Lemma 9.
Proof of Lemma 9. Let us apply Definition 10 to the GCGS c f and denote the resulting extension of c f by c f .
Notice that (25) implies that T f,q (s) is of the form T f,q (s) = c f (s(q, )) if s(q, ) ∈ JL 0 otherwise . Hence, the value of T f,q (s) is uniquely determined for all s ∈ Γ * .
Notation 8. In the sequel, we identify any CGCS c : JL → Y with its extension c to JL from Definition 10.
Recall the enumeration Q = {σ 1 , σ 2 , . . . , σ N } of the discrete modes defined in (23). Define the formal power series
That is, the values of T f are formed by vertically "stacking up" the values of T f,σ1 , T f,σ2 , . . . , T f,σ N , in this order, starting from the top and ending in the bottom. The intuition behind the definition of T f is the following. The values of T f are just simply encodings of the values the GCGS c f whenever c f is well-defined and zero otherwise. Recall the formal power series S f from (26) defined for the case of arbitrary switching. The series T f is completely analogous S f ; the only difference is that we replace S f,σi by T f,σi for all i = 1, . . . , N . Notice that if c f is defined for any sequence, then the definition of S f,σi and T f,σi coincide, and hence in this case S f and T f coincide as well. Define the set of formal power series Ψ Φ associated with Φ as follows
That is, Ψ Φ is simply the collection of the formal power series T f .
Remark 7 (Equivalence of Hankel-matrix definitions). The Hankel-matrix H Φ of Φ as defined in Definition 9 and the Hankel-matrix H ΦΨ of Φ Ψ coincide, and hence their ranks coincide too.
In order to prove Theorem 7 we first state a number of results, proof of which will be presented at the end of the section. Recall from [5, eq. (29) ] the notion of Hadamard product.
Theorem 9. There exists a family of formal power series Ω Φ such that the following holds. If (Σ, µ) is a bilinear switched system realization of Φ, then there exists a family of formal power series K Σ,µ such that (i) The family K Σ,µ is rational and its elements depend only on the parameters of (Σ, µ).
(ii) The family of formal power series Ψ Φ is the Hadamard product of K Σ,µ and Ω Φ , i.e.
Moreover, the elements of Ω Φ depend only on L, and if L is regular, then Ω Φ is rational.
The proof of the theorem will be presented later. The theorem above has the following simple corollary.
Corollary 1.
If Φ has a bilinear switched system realization and L is a regular language, then Ψ Φ is rational.
Proof of Corollary 1. Take a bilinear switched system realization (Σ, µ) of Φ. From Theorem 9 we get that K Σ,µ is rational, and if L is regular, then Ω Φ is rational too. From [5, Lemma 3] it follows that the Hadamard product of two rational families is rational, and hence from (37) we get that Ψ Φ is rational.
In the sequel we will state the converse of Corollary 1. That is, we will claim that if Ψ Φ is rational, then Φ has a bilinear switched system realization with constraint L. To this end, recall from Construction 2 the definition of a bilinear switched system realization associated with a representation. Recall from [5, eq. (13) ] the definition of comp(L).
The proof of the theorem will be presented at the end of the section.
Proof of Theorem 7. Recall from Remark 7 that the Hankel-matrix of H ΨΦ and the Hankel-matrix of Φ as defined in Construction 9 coincide. Hence, if the Hankel-matrix H Φ is of finite rank, then it means that the Hankel-matrix H ΨΦ of Ψ Φ is of finite rank. Hence, by [5, Theorem 8] , Ψ Φ is rational. Take a representation R of Ψ Φ and apply Theorem 10 to R. We get that (Σ R , µ R ) is a realization of Φ. That is, first statement of the theorem is proved. Assume that L is regular and Φ has a realization by a bilinear switched system. Then Corollary 1 implies that Ψ Φ is rational. By [5, Theorem 8] the latter implies that H ΨΦ = H Φ is of finite rank.
We will proceed with the proof of Theorem 9. We start with defining the family of formal power series Ω Φ from Theorem 9. Recall from (24) the the set JL ⊆ Γ * . For each discrete mode q ∈ Q define the set
Lemma 11. s ∈ L q if and only if there exist w ∈ Γ * , (q, v) ∈ Γ such that w(q, v) ∈ JL and (s(q, ), w(q, v)) ∈ R * .
Lemma 12. If L is regular, then the languages L q , q ∈ Q are regular.
The proof of Lemma 12 and of Lemma 11 can be found in Appendix A. Lemma 11 implies that for any f ∈ Φ, and any word s ∈ L q , c f (s(q, )) is defined. For each q ∈ Q and s ∈ Γ * , define
Recall from Section 2.4, (23) the enumeration Q = {σ 1 , . . . , σ N }. Define the formal power series Z ∈ R N p Γ by requiring that for each word s ∈ Γ * ,
That is, Z(s) is obtained by "stacking up" the values of Z σ1 (s), Z σ2 (s), . . . , Z σ N (s) in this order, from top to bottom. We define the family of formal power series Ω Φ as follows.
Corollary 2. If L is regular, then Ω Φ is rational. In addition, rank H ΩΦ depends only on the language L.
Proof. First we show the formal power series Z is rational, if L is regular. From this, the statement of the corollary follows. Indeed, assume that {Z} is rational and let R = (X , {A σ } σ∈Γ , {B}, C) be a minimal, and hence reachable and observable, representation of {Z}. Then define the indexed set B = { B f |∈ Φ} by B f = B for all f ∈ Φ. It is easy to see that R = (X , {A σ } σ∈Γ , B, C) is a representation of Ω Φ . Hence, Ω Φ is indeed rational. It is easy to see that R is reachable and observable, and hence minimal. Hence, rank H ΩΦ = dim R = dim R = rank H {Z} . Notice that the definition of Z depends only on L, hence, the rank of the Hankel matrix of Z depends only on L as well. Hence, it is left to show that Z is rational. Notice that for any l = 1, 2, . . . , N p, l is always of the form l = p(z − 1) + i for some z = 1, 2, . . . , N and i = 1, 2, . . . , p. From (39) it follows that for all s ∈ Γ * , the lth coordinate of Z(s) is of the form (Z(s)) l = 1 if s ∈ L σz 0 otherwise . Consider the formal power series
the regularity of L σ l implies that Z l is rational for all l = 1, . . . , N p. From [5, Lemma 4] it follows then that {Z} is rational.
Consider a bilinear switched system realization (Σ, µ), where Σ is of the form (1) and µ : Φ → X . As the next step, we will define the family of formal power K Σ,µ from Theorem 9. Recall from [5, Section 2] , the definition of the input-output map y Σ (µ(f ), ., .) of Σ induced by the state µ(f ). Consider the family of input-output maps Θ Σ,µ = {y Σ (µ(f ), ., .) | f ∈ Φ} defined for arbitrary switching. The following holds for Θ Σ,µ .
Lemma 13. Σ is a realization of Θ Σ,µ . Hence, Θ Σ,µ has a generalized Fliess-series expansion and the family of formal power series Ψ ΘΣ,µ associated with Θ Σ,µ , as defined in Subsection 3.1.1, (27), is rational.
Proof. Consider the map µ : Θ Σ,µ → X such that for each g ∈ Θ Σ,µ µ(g) = µ(f ) where f is an element Φ such that g = y Σ (µ(f ), ., .). Assume that there is another f ∈ Φ, such that g = y Σ (µ(f ), ., .). But (Σ, µ) is a realization of Φ, hence it follows that for all u ∈ P C(T, U), w ∈ T L, f (u, w) = g(u, w) = f (u, w), i.e. f = f . Hence, µ is well-defined. Then it follows that y Σ ( µ(g), ., .) = g for all g ∈ Θ Σ,µ , hence (Σ, µ) is a realization of Θ Σ,µ . The rest of the lemma follows from Theorem 8. Now we are ready to define the family of formal power series K Σ,µ . Assume that
For each map f ∈ Φ, denote by G f the formal power series S g where g = y Σ (µ(f ), ., .). Then define K Σ,µ as
That is, K Σ,µ is simply a re-indexing of Ψ ΘΣ,µ . The reason this re-indexing is necessary is that Ψ Φ is indexed by Φ, hence both families on the right-hand side of (37) have to be indexed by Φ. We have the following.
Lemma 14. The family K Σ,µ is rational and rank H KΣ,µ = rank H ΘΣ,µ .
Proof. Define the map U : Φ → Θ Σ,µ by U (f ) = y Σ (µ(f ), ., .). It is easy to see that G f = S U (f ) and U is surjective, and from Lemma 13 it follows that Ψ ΘΣ,µ is rational. Hence, from [5, Lemma 5] we get that K Σ,µ is rational and rank H KΣ,µ = rank H ΨΘ Σ,µ = rank H ΘΣ,µ .
Proof of Theorem 9. Part (i) of the theorem follows easily from the construction of K Σ,µ and Lemma 14. Next, we will prove Part (ii) of the theorem. Recall from the proof of Lemma 13 the map µ : Θ Σ,µ → X . For each f ∈ Φ, denote by c f : JL → Y the GCGS which generates f , i.e.
Recall the equality (30). Using this equality and Theorem 5, we get that (Σ, µ) is a realization of Φ with constraint L, if and only if for all f ∈ Φ, w ∈ Γ * and (q, v) ∈ Γ such that w(q, v) ∈ JL,
Similarly, by applying (30) and using Theorem 5 for the case of Θ Σ,µ , we get that (Σ, µ) is a realization of Θ Σ,µ if and only if for each f ∈ Φ, and for each w ∈ Γ * and (q,
Recall from (38) the definition of the set L q . By Lemma 11, if s ∈ L q , then there exists a word , v) ) holds. By applying the equality above, (43) and (44) to w(q, v), and using
Notice from (25) and (39) that for each s / ∈ L q , T f,q (s) = 0 and Z q (s) = 0. That is, T f,q = S f,q Z q and therefore T f = S yΣ(µ(f ),.,.) Z f , for all f ∈ Φ. Formula (37) follows now from the definition of K Σ,µ .
Proof of Theorem 10. First we show that (Σ R , µ R ) is a realization of Φ. Let (Σ, µ) = (Σ R , µ R ) be the realization associated with R as in Construction 2 and assume that Σ = Σ R is of the form (1) . Recall that by possibly replacing R with an isomorphic copy whose state-space is R n , n = dim R, we can assume that R = R Σ,µ , and hence we can apply (30). Using the fact that R is a representation of Ψ Φ , and the construction C of the readout map of R, we get that for all f ∈ Φ and s ∈ Γ q k , ) ). From this, Lemma 10, and (30) we get that
From Theorem 5 we get that (46) implies that (Σ R , µ R ) is a realization of Φ. Consider the switching sequence v = (q 1 , t 1 )(q 2 , t 2 ) · · · (q k , t k ) ∈ T (comp(L)), q 1 , q 2 , . . . , q k ∈ Q, t 1 , t 2 , . . . , t k ∈ T . We show that for all u ∈ P C(T, U), y Σ (µ(f ), u, v) = 0. It follows from [5, eq. (13) ] that L q k = ∅, where L q k was defined in [5, eq. (48) ]. Then for each s ∈ Γ * of the form s = (q 1 , w 1 )(q 2 , w 2 ) · · · (q k , w k ) for some
and from the proof of Lemma 12, presented in Appendix A, we know that
Hence, it follows from the definition (25) of T f,q k that T f,q k (φ(s)) = 0 for each f ∈ Φ and s = (q 1 , w 1 ) · · · (q k , w k ),
, .) has a generalized Fliess-series expansion, since it is realized by Σ. Denote by c g the GCGS which generates g, i.e. c g is such that F cg = g. Then from Theorem 5 and the fact that R is a representation of Ψ Φ , it follows
Here, we used (30) again. Then (47) together with the definition of g = F cg implies that g(u, v) = F cg (u, v) = 0 for v = (q 1 , t 1 ) · · · (q k , t k ) and u ∈ P C(T, U). Since g(u, v) = y Σ (µ(f ), u, v), we get that y Σ (µ(f ), u, v) = 0.
Quasi-minimality: proof of Theorem 4
Proof of Theorem 4. Assume that L is regular and that Φ has a realization by a bilinear switched system. Then Theorem 7 implies that Ψ Φ is rational. Consider a minimal representation R of Ψ Φ . Construct the bilinear switched system realization (Σ R , µ R ) associated with R as described in Construction 2. We claim that (Σ m , µ m ) = (Σ R , µ R ) satisfies the statement of the theorem. Indeed, Theorem 10 implies that (Σ m , µ m ) is a realization of Φ and (16) holds for (Σ m , µ m ). Moreover, since R is minimal, it is reachable and observable. Lemma 6 then implies that (Σ m , µ m ) is semi-reachable and observable.
It is left to show that (17) holds for all realizations (Σ, µ) of Φ. Consider a bilinear switched system realization (Σ, µ) of Φ. Recall from (42) the definition of K Σ,µ and recall the definition of the family of input-output map Θ Σ,µ . Notice K Σ,µ is obtained from Ψ ΘΣ,µ by re-indexing its elements. Recall from the proof of Lemma 13 that (Σ, µ), is a realization of Θ Σ,µ . Hence, Theorem 8 implies that R Σ,e µ is a representation of Ψ ΘΣ,µ and hence, the rank of the Hankel-matrix of Ψ ΘΣ,µ satisfies rank H ΨΘ Σ,µ ≤ dim R Σ,e µ = dim Σ. Since K Σ,µ is just a re-indexing of Ψ ΘΣ,µ , from [5, Lemma 5] it follows that rank H KΣ,µ ≤ rank H ΨΘ Σ,µ ≤ dim Σ. Since (37) holds for K Σ,µ and Ψ Φ , from [5, Lemma 3] and the discussion above it follows that rank H ΨΦ = rank H KΣ,µ ΩΦ ≤ rank H KΣ,µ ·rank H ΩΦ ≤ rank H ΩΦ ·dim Σ. We proceed to prove that (17) holds. From [5, Theorem 9] it follows that dim Σ m = dim R = rank H ΨΦ . Choosing M = rank H ΩΦ and using the discussion above we get (17). The statement that M depends only on L follows from Corollary 2.
Procedure 3 (Construction of a realization from the Hankel-matrix). Assume that L is a regular language. Construct a minimal representation R from H Φ using [5, Procedure 5] . Construct the bilinear switched system realization (Σ R , µ R ) associated with R. By Theorem 10 (Σ R , µ R ) is a realization of Φ, and from the proof of Theorem 4 it follows (Σ R , µ R ) is a quasi-minimal realization of Φ.
Procedure 4 (Quasi-minimization). We can transform a bilinear switched system realization (Σ, µ) of Φ to a quasi-minimal one as follows. Using (Σ, µ) we can construct the Hankel-matrix H Φ of Φ. Then we can use Procedure 3 to construct a a quasi-minimal realization of Φ.
Conclusions
This paper represents Part II of a series of papers on realization theory of linear and bilinear switched systems. In this paper we presented a solution to the realization problem for bilinear switched systems. The paper uses the theory of formal power series to deal with realization problem for switched systems. Topics of further research include realization theory for piecewise-affine systems, and non-linear switched systems.
where T = k 1 t i . Here we used the equality l1+l2+···+l k =l
That is, each S N is bounded from above by Ke M Rk(m+1)T , and hence the series F c (u, (q 1 , t 1 )(q 2 , t 2 ) · · · (q k , t k )) is absolutely convergent.
It is a natural to ask whether c determines F c uniquely. The following result answers this question.
Lemma 16. Let L ⊆ Q * and let d, c : JL → Y be two convergent generating series. If
Proof of Lemma 16. It is enough to show that for any k > 0 and any language L ⊆ Q + , and any convergent generating series d, c : JL → Y, if F d = F c then for each sequence q 1 q 2 · · · q k ∈ L, q 1 , . . . , q k ∈ Q, and each , w) ). The series c and d are convergent series in the sense of [1] . If F c = F d , then with the notation of [8] ,
Assume that (52) holds for each k ≤ N and for any language L ⊆ Q + . Let q 1 q 2 · · · q N +1 ∈ L for q 1 , . . . , q N +1 ∈ Q and let c, d : JL → R p be two GCGS. Consider the language H q1 = {w ∈ Q + | q 1 w ∈ L}. Denote by JH q1 the set of all those sequences (σ 1 , w 1 )(σ 2 , w 2 ) · · · (σ k , w k ) such that σ 1 , σ 2 , . . . , σ k ∈ Q, w 1 , w 2 , . . . , w k ∈ Z * m and the sequence σ 1 σ 2 · · · σ k ∈ H q1 . Let w ∈ Z * m and define the map c (q1,w) : JH q1 → Y, as c (q1,w) (s) = c((q 1 , w)s)
It is easy to see that for all v = (s 1 , z 1 ) · · · (s k , z k ) ∈ JH q1 , s 1 , . . . s k ∈ Q, z 1 , . . . , z k ∈ Z * m , ||c (q1,w) (v)|| < KM |w| KM |z1|+···+|z k | , i.e. c q1,w is a GCGS. Recall from [5, eq. (5)] that by T H q1 we denote the set of all the switching sequences s = (σ 1 , τ 1 )(σ 2 , τ 2 ) · · · (σ k , τ k ) ∈ (Q × T ) * such that σ 1 , . . . , σ k ∈ Q and σ 1 σ 2 · · · σ k ∈ H q1 . Fix a switching sequence r = (σ 1 , τ 1 ) · · · (σ k , τ k ) ∈ T H q1 , τ 1 , . . . , τ k ∈ T and fix a input u ∈ P C(T, U). Since c (q1,w) is a GCGS, it induces an input-output map F c (q 1 ,w) with a well-defined value F c (q 1 ,w) (u, r) at (u, r). Define the map F c,q1 (u, r) : Z * m w → F c (q 1 ,w) (u, r) (54) We claim that F c,q1 (u, r) is a generating convergent series in the classical sense of [1, 8] i=2 ti are independent of w and hence F cq1,w is indeed a convergent generating series in the classical sense. In the next step, we need the notion of concatenation of two input functions; for any pair of inputs f, g ∈ P C(T, R m ), and any time instance τ ∈ T the concatenation f # τ g ∈ P C(T, R m ) of f and g at time instance τ is defined as f # τ g(t) = f (t) if t ≤ τ g(t) if t > τ . With the notation above, for any v ∈ P C(T, U), 
That is, the value of F c for v# t1 u and (q 1 , t 1 )(σ 1 , τ 1 ) · · · (σ k , τ k ) is the same as output of the input-output map induced by the classical convergent generating series F c,q1 for v. We use this fact in the induction step below. For the convergent generating series d define the convergent series d q1,w the map F dq 1 ,w and the corresponding convergent generating series F d,q1 (u, r) in a similar way as it was done for c in (53), and (54).
Assume that F c = F d holds. In particular, we get that for all inputs v ∈ P C(T, U), and for all t 1 ∈ T , F c (v# t u, (q 1 , t 1 )r) = F d (v# t u, (q 1 , t 1 )r)
By taking into account (55), by induction hypothesis for k = 1 we get that for each fixed u ∈ P C(T, U), for each switching sequence r ∈ T H q1 , and for all w ∈ Z * m F cq 1 ,w (u, r) = F dq 1 ,w (u, r). Then by induction hypothesis for k = N and for L = H q1 we get that c q1,w (v) = d q1,w (v) for all words w ∈ Z * m , and v ∈ JH q1 such that |v| ≤ N . In particular, for each sequence of words w 1 , w 2 , · · · w N +1 ∈ Z * m , we get c((q 1 , w 1 )(q 2 , w 2 ) · · · (q N +1 , w N +1 )) = c (q1,w1) (x) = d (q1,w1) (x) = d((q 1 , w 1 )(q 2 , w 2 ) · · · (q N +1 , w N +1 ))
where x = (q 2 , w 2 ) · · · (q N +1 , w N +1 ). But (57) is the same as (52), hence (52) holds for k ≤ N + 1.
A.2. Proof of Theorem 1, Theorem 5 and Theorem 2
Proof of Theorem 1. To show absolute convergence of the series we will use the notion of a convergent generating series defined in Subsection 2.4.1. Using the notation of Subsection 2.4.1 define the series c x0 : Γ + → X by c x0 ((q 1 , w 1 ) · · · (q k , w k )) = B q k ,w k · · · B q1,w1 x 0 for all q 1 , . . . , q k ∈ Q, w 1 , . . . , w k ∈ Z * m , k > 0. Then ||c x0 || ≤ ||x 0 ||M P k i=1 |wi| , where M = max{||B q,j || | q ∈ Q, j ∈ Z m }. That is, c x0 is a convergent generating series and by Lemma 15 the series on the right-hand side of the first equation of (11) is absolutely convergent and equals F cx 0 (u, s). This also implies the absolute convergence of the right-hand side of the second equation of (11).
It is left to show that the right-hand sides of (11) equal the respective left-hand sides. We will proceed by induction on k. If k = 1, then x Σ (x 0 , u, (q 1 , t)) is the state under input u at time t of the bilinear systemẋ(t) = A q1 x(t) + where u N = Shift P N i=1 ti (u). The rest of the statement of the theorem follows easily from the fact that y Σ (x 0 , u, (q 1 , t 1 )(q 2 , t 2 ) · · · (q k , t k )) = C q k x Σ (x 0 , u, (q 1 , t 1 )(q 2 , t 2 ) · · · (q k , t k )). system and using the results from [1, 2] one gets that for each fixed s = (q 1 , t 1 ) · · · (q k−1 , t k−1 ) ∈ (Q × T ) * and u ∈ P C([0, k−1 1 t j ], U) it holds that W q k ({x Σ (x 0 , u, s)}) = Span{B q k ,w x Σ (x 0 , u, s) | w ∈ Z * m }. That is, W q1,...,q k (X 0 ) = Span{B q k ,w x | x ∈ W q1,...,q k−1 (X 0 ), w ∈ Z * m } Taking into account that by [2] W q (X 0 ) = Span{B q,w x 0 | x 0 ∈ X 0 } and Span{x | x ∈ Reach(Σ, X 0 )} = Span{x | x ∈ X 0 or x ∈ W q1,...,q k (X 0 ), for some q 1 , . . . , q k ∈ Q, k > 0}, the statement of Part (i) of the theorem follows.
Part (ii) It is easy to deduce from (11) of Theorem 1 that y Σ (x, ., .) is linear in x, hence y Σ (x 1 , ., .) = y Σ (x 2 , ., .) is equivalent to y Σ (x 1 − x 2 , ., .) = 0. Hence it is enough to show that x ∈ O Σ if and only if y Σ (x, ., .) = 0
To this end, let µ x : {y Σ (x, ., .)} y Σ (x, ., .) → x ∈ X . It is easy to see that (Σ, µ x ) is a realization of {y Σ (x, ., .)}. But then by Theorem 5, y Σ (x, ., .) has a generalized Fliess-series expansion, i.e. y Σ (x, ., .) = F cx , where the GCGS c x : Γ + → R p is defined as c x ((q 1 , w 1 ) · · · (q k , w k )) = C q k B q k ,w k · · · B q1,w1 x for all q 1 , . . . , q k ∈ Q, w 1 , . . . , w k ∈ Z * m , k > 0. By Lemma 16, F cx = y Σ (x, ., .) = 0 if and only if c x (s) = 0 for all s ∈ Γ + . But the latter is equivalent to x ∈ O Σ . Note that one can also give a proof without using the notion of GCGS and Theorem 5. However, that proof is much longer than the one above.
